Effect of Interfacial Localization of Phosphorus on Electrical Properties and Reliability of 4H-SiC MOS Devices

Article Preview

Abstract:

Metal-oxide-semiconductor (MOS) capacitors with phosphorus localized near the SiO2/SiC interface were fabricated on 4H-SiC by direct POCl3 treatment followed by SiO2 deposition. Post-deposition annealing (PDA) temperature affected MOS device properties and phosphorus distribution in the oxide. The sample with PDA at 800 °C showed narrow phosphorus-doped oxide region, resulting in low interface state density near the conduction band edge and small flatband voltage shift after FN injection. The interfacial localization of phosphorus improved both interface properties and reliability of 4H-SiC MOS devices.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 740-742)

Pages:

695-698

Citation:

Online since:

January 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] H. Yano, et al., Appl. Phys. Lett., 81 (2002) 301.

Google Scholar

[2] D. Okamoto, et al., Appl. Phys. Lett., 96 (2010) 203508.

Google Scholar

[3] D. Okamoto, et al., IEEE Electron Device Lett., 31 (2010) 710.

Google Scholar

[4] R. Morishita, et al., Mater. Sci. Forum, 717-720 (2012) 739.

Google Scholar

[5] D. Okamoto, et al., Mater. Res. Soc. Symp. Proc., 1246(2010) 1246-B06-06.

Google Scholar

[6] M. Bassler, et al., Diamond and Rel. Mat., 6 (1997) 1472.

Google Scholar