Effects of Electroplating Parameters on the Defects of Copper via for 3D SiP

Article Preview

Abstract:

Electroplating of copper in via filling is very important in 3D SiP (System in Packaging). Defect free via filling can be obtained through additive in the electrolyte and current type control. Via in Si wafer were formed by RIE method with 170 &m depth and 50 &m in diameter. Seed layers were deposited by ionized metal plasma (IMP) sputtering; Ta for diffusion barrier, Cu for conductive layer. Via was filled with copper by electroplating method. Different types of additives were used in via filling; PEG, SPS, Cl- and JGB. Defects in via were controlled and eliminated by precise monitoring of additive concentration and input current. The optimum condition of electroplating was determined by getting cross-sectional images of filled vias and by determining the degree of via filling.

You might also be interested in these eBooks

Info:

Periodical:

Solid State Phenomena (Volumes 124-126)

Pages:

49-52

Citation:

Online since:

June 2007

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2007 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] J. J. Kelly and A. C. West: Electrochem. Solid-State Lett. Vol. 2 (1999), p.561.

Google Scholar

[2] T. P. Moffat, J. E. Bonevich, W. H. Huber, A. Stanishevsky, D. R. Kelly, G. R. Stafford, and D. Josell: J. Electrochem. Soc. Vol. 147 (2000), p.4524.

DOI: 10.1149/1.1394096

Google Scholar

[3] P. Taephaisitphongse, Y. Cao, and A. C. West: J. Electrochem. Soc. Vol. 148 (2001), p. C492.

Google Scholar

[4] J. Reid: Jpn. J. Appl. Phys. Part 1 Vol. 40 (2001), p.2650.

Google Scholar

[5] L. Bonou, M. Eyraud, R. Denoyel, and Y. Massiani: Electrochem. Acta Vol. 47 (2002), p.4139.

Google Scholar

[6] K. Takahashi, H. Terao, Y. Tomita, Y. Yamaji, M. Hoshino, T. Sato, T. Morifuji, M. Sunohara and M. Bonkohara: Jpn. J. Appl. Phys. Vol. 40 (2001), p.3032.

DOI: 10.1143/jjap.40.3032

Google Scholar