Fabrication and Characterization of Epitaxial Graphene Field Effect Transistor Devices Based on a Monolithic Bottom Gate

Abstract:

Current electronics technology increasingly demands higher integration, flexibility, higher efficiency, and performance aspects such as compatibility with higher temperature operation of the semiconductor devices, which may find limitations when silicon is used. The superior intrinsic properties of SiC, eventually combined with the ability of growing monolithically epitaxial, high quality graphene on a SiC wafer (1), makes it a reliable alternative for some electronic applications, such as field effect transistors (FET), radio frequency (RF) power amplifiers, integrated circuits (IC), or sensors. In this work, we describe the fabrication and preliminary electrical characterizations of epitaxial graphene (EG) on a SiC substrate FET devices based on an alternative back gate architecture. We propose a new approach in which the FET device is built on a 4◦ off-axis cut, N+ doped 4H-SiC substrate (the back gate) with, on top of, it a 1μm semi-insulating homoepitaxial layer of SiC compensated with vanadium (the dielectric layer). EG will be used as FET conduction channel. Using this V-compensated dielectric layer is aimed to minimize effects on the FET characteristics such as from defects in the SiC crystal, especially below the FET active areas, which would have occurred when using ion implantation to create a buried gate. The EG film was grown by the high temperature Si sublimation method under an Ar ambient. Raman spectroscopy, Atomic Force Microscopy (AFM) and Scanning Electron Microscopy (SEM) were applied in the structural characterization of epigraphene. The lack of D-peak in Raman spectra, together with SEM and AFM images, indicate that high quality monolayer to few layer epitaxial graphene fully covering the SiC surface is deposited. The electrical characteristics of the EG channel-devices and the functionality of the bottom gate were examined with 2-probe and 4-probe method. The electrical properties of the FET devices were also investigated with 3 terminal configuration.

• Periodical: Materials Science Forum (Volume 1062)
• Pages: 603-607
• DOI: https://doi.org/10.4028/p-4vc4yb
• Online since: May 2022
• Authors: Sofia Aslanidou*, Alberto García-García, Gemma Rius, Philippe Godignon
• Keywords: Bottom Gate, Electronic Devices, Epitaxial Graphene, Field-Effect Transistor (FET)

References

[1] Gemma Rius, Philippe Godignon. Epitaxial Graphene on Silicon Carbide: Modeling, Characterization, and Applications. s.l. : Jenny Stanford Publishing, (2018).

DOI: 10.1201/9781315186146

[2] Moore, Gordon E. Cramming More Components onto Integrated Circuits. Electronics. 1965, Vol. 38, 8, pp.114-117.

[3] B. Jouault, et al. Quantum Hall effect in bottom-gated epitaxial graphene grown on the C-face of SiC. Applied Physics Letters . 2012, Vol. 100.

DOI: 10.1063/1.3680564

[4] Ilya Zwieback, et al. Vanadium Doped SiC Single Crystals and Method Thereof. US20140234194A1 [ed.] II-VI INCORPORATED. (2013).

[5] Philippe Godignon, Frank Torregrosa and Konstantinos Zekentes. Silicon Carbide Doping by Ion Implantation. Materials Research Foundations. 2020, Vol. 69, pp.107-174.

[6] Fabrizio Roccaforte, Filippo Giannazzo and Giuseppe Greco. Ion Implantation Doping in Silicon Carbide and Gallium Nitride Electronic Devices. Micro. 2022, Vol. 2, pp.23-53.

DOI: 10.3390/micro2010002