Process Tolerant Single Photolithography/Implantation 120-Zone Junction Termination Extension

Abstract:

The multiple-zone junction termination extension (MJTE) is a widely used SiC edge termination technique that reduces sensitivity to implantation dose variations. It is typically implemented in multiple lithography and implantation events. To reduce process complexity, cycle time, and cost, a single photolithography/implantation (P/I) MJTE technique was developed and diodes with 3-zone and 120-zone JTEs were fabricated on the same wafer. Here, the process tolerance of the single (P/I) MJTE technique is evaluated by performing CCD monitored blocking voltage measurements on diodes from the same wafer with the 3-zone and 120-zone single (P/I) JTE. The 3-zone JTE diodes exhibited catastrophic localized avalanches at the interface between the 2nd and 3rd zones due to abrupt zone transitions. Diodes with the smooth transitioning 120-zone JTE exhibited no CCD detectable avalanches in their JTE regions up to the testing limit of 12 kV. Under thick dielectric (deposited for on-wafer diode interconnection), diodes with the single P/I 3-zone JTE failed due to significant loss of high-voltage capability, while their 120-zone JTE diode counterparts were minimally affected. Overall, the single (P/I) 120-zone JTE provides a process-tolerant and robust single P/I edge termination at no additional fabrication labor.

• Periodical: Materials Science Forum (Volumes 740-742)
• Pages: 855-858
• DOI: https://doi.org/10.4028/www.scientific.net/MSF.740-742.855
• Online since: January 2013
• Authors: Victor Veliadis, M. Snook, H. Hearne, B. Nechay, S. Woodruff, C. Lavoie, C. Kirby, Eugene A. Imhoff, J. White, Stuart M. Davis
• Keywords: Blocking Voltage, Diode, Edge Termination, High Voltage (HV), Junction Termination Extension (JTE), Multiple Zone JTE, PiN, Silicon Carbide (SiC), Single Implant, Single Photolithography

References

[1] M. Snook, H. Hearne, T. McNutt, V. Veliadis, N. El-Hinnawy, B. Nechay, S. Woodruff, R. S. Howell, D. Giorgi, J. White, and S. Davis, 11. 72-cm2 Active-area Wafer Interconnected PiN Diode pulsed at 64 kA dissipates 382 J and exhibits an action of 1. 7 MA2-s, IEEE Electron Dev. Lett. 33 (2012).

DOI: 10.1109/led.2012.2192089

[2] E. Imhoff, F. Kub, and K. Hobart, Grayscale Junction Termination for High-Voltage SiC Devices, Mat. Sci. Forum, 615-617 (2009) 691-694.

DOI: 10.4028/www.scientific.net/msf.615-617.691

[3] R. Ghandi, B. Buono, M. Domeij, G. Malm, C.M. Zetterling, and M. Ostling, High-Voltage 4H-SiC PiN Diodes with Etched Junction Termination Extension, IEEE Electron Device Letters, 30 (2009) 1170-1172.

DOI: 10.1109/led.2009.2030374

[4] M. Snook, T. McNutt, C. Kirby, H. Hearne, V. Veliadis, B. Nechay, S. Woodruff, J. White, S. Davis, Single photolithography/implantation 120-zone Junction Termination Extension for High-Voltage SiC Devices, Mat. Sci. Forum, 717-720 (2012) 977-980.

DOI: 10.4028/www.scientific.net/msf.717-720.977

[5] H. Yilmaz, Optimization and surface charge sensitivity of high voltage blocking structures with shallow junctions, IEEE Trans. on Elec. Dev. 38 (1991) 1666-1675.

DOI: 10.1109/16.85165

[6] V. Veliadis, D. Urciuoli, H. Hearne, and C. Scozzie, 600-V symmetrical bi-directional power switching using SiC vertical-channel JFETs with efficient edge termination, Mat. Sci. Forum 679-680 (2011).

DOI: 10.4028/www.scientific.net/msf.679-680.591