Measurement Issues Affecting Threshold-Voltage Instability Characterization of SiC MOSFETs

Article Preview

Abstract:

This work focuses on measurement issues that affect the accuracy of positive bias temperature instability measurements of SiC power MOSFETs using a conventional sweep technique to characterize the threshold voltage, VT. Threshold-voltage shifts occurring during stress are readily recoverable during the measurement, resulting in an underestimation in VT degradation. Recovery of VT due to gate-stress relaxation before or during the measurement was a major source of measurement error that was mitigated by performing an immediate sweep down in gate voltage, VGS, from the stress bias toward threshold. Allowing the gate bias to drop to zero just prior to measuring by sweeping VGS positively resulted in smaller observed degradation due to VT recovery. This result is important, especially in cases where the gate stress has to be completely removed before making any electrical measurements. The VT shift caused by bias stress can quickly recover and yield test results that underestimate the effect of the applied stress. A full recovery of VT was observed following a positive gate bias stress for conditions where the gate was either subject to a negative gate voltage for a few seconds, or when VGS was maintained at zero volts for several minutes.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

461-464

Citation:

Online since:

May 2016

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2016 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] A. J. Lelis, R. Green, D. Habersat, and M. El, IEEE Trans. Elec. Dev., 62(2), (2015) 316.

Google Scholar

[2] M. J. Tadjer, K. D. Hobart, E. Imhoff, and F. J. Kub, Mater. Sci. Forum, 600-603, (2009) 1147.

Google Scholar

[3] H. Yano, Y. Oshiro, D. Okamoto, T. Hatayama, and T. Fuyuki, MSF, 679-680, (2011) 603.

DOI: 10.4028/www.scientific.net/msf.679-680.603

Google Scholar

[4] R. Green, A. J. Lelis, M. El, and D. Habersat, Mater. Sci. Forum, 740-742 (2013) 549.

Google Scholar

[5] Stress Test Qualification for Automotive Grade Discrete Semiconductors, AEC-Q101-Rev-C, (2005).

Google Scholar

[6] Temperature, Bias, and Operating Life Std., JESD22-A108C, (2005).

Google Scholar

[7] Test Methods for Semiconductor Devices, MIL-STD-750E, (2006).

Google Scholar

[8] R. Green, A.J. Lelis, and D. Habersat, 2011 Intl. Rel. Physics Symposium Proc. 11, (2011) 756.

Google Scholar

[9] D. Habersat, A. Lelis, R. Green, and M. El, Comparison of Test Methods for Proper Characterization of VT in SiC MOSFETs, to be published Mater. Sci. Forum (2016).

Google Scholar

[10] A. Lelis, R. Green, and D. Habersat, Threshold-Voltage Instability in SiC MOSFETs Due to Near-Interfacial Oxide-Traps, to be published Mater. Sci. Forum (2016).

DOI: 10.4028/www.scientific.net/msf.858.585

Google Scholar