Effect of Temperature on the Electrical Characteristics of 4H-SiC Planar n/p-Type Junctionless FET: Physics Based Simulation

Article Preview

Abstract:

In this paper, we have explored planar junctionless FET (JLFET) in 4H-SiC as a potential device for future industrial applications. We show the differences in static electrical characteristics (Id-Vg, Id-Vd, subthreshold current and Ion/Ioff ratio) between n and p-type JLFETs whilst varying the lattice temperature (T) from 300 K to 700 K using 2D numerical simulations. The oxide-SiC interface traps have shown minimum influence on the device current conduction characteristics. For the same one-micron channel length and an equal area of cross-section, the p-type JLFET exhibits lower off-state current (Ioff) leading to higher Ion/Ioff ratio, a higher threshold voltage (VTH) and lower subthreshold current in comparison to the n-type JLFET.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

679-682

Citation:

Online since:

July 2019

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2019 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Krishnan, B. et al., Materials Science Forum. 645 (2010) 187-190.

Google Scholar

[2] Choi, J. H. et al., Materials Science Forum. 858 (2016) 1001-1005.

Google Scholar

[3] Singh, J., & Kumar, M. J., IEEE Trans. Electron Devices, 64, (2017) 4430-4434.

Google Scholar

[4] D. B. M. Klaassen et al., Solid-State Electronics, 35(2), (1992) 125-129.

Google Scholar

[5] Mujtaba, S. A., Advanced mobility models for design and simulation of deep submicrometer MOSFETs (Doctoral dissertation, Stanford University, 1996).

Google Scholar

[6] Kagamihara, S. et al., Journal of Applied Physics, 96(10), (2004) 5601-5606.

Google Scholar

[7] Koizumi, A. et al., Journal of Applied Physics, 106(1), (2009) 013716.

Google Scholar

[8] Sentaurus Device User Guide, Synopsys Inc., Mountain View, CA, USA. Dec. (2016).

Google Scholar