[1]
The International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2001, for the most recent updates see: http: /public. itrs. net.
Google Scholar
[2]
S.M. Sze, Physics of Semiconductor Devices, 2nd ed., Wiley, New York, (1981).
Google Scholar
[3]
H. Iwai, S. Ohmi, S. Akama, C. Ohshima, A. Kikuchi, I. Kashiwagi, J. Taguchi, H. Yamamoto, J. Tonotani, Y. Kim, I. Ueda, A. Kuriyama and Y. Yoshihara, invited paper: Advanced Gate Dielectric Materials for sub-100 nm CMOS, IEDM 2002, San Fransisco.
DOI: 10.1109/iedm.2002.1175917
Google Scholar
[4]
G.D. Wilk, R.M. Wallace, J.M. Anthony, J. Appl. Phys. 89 (2001), p.5243.
Google Scholar
[5]
N. Yanagiya et al., invited paper: 65 nm CMOS Technology with High Density Embedded Memories for Broadband Microprocessor Applications, IEDM 2002, San Fransisco.
Google Scholar
[6]
D.A. Buchanan, IBM J. Res. Develop. 43 (1999), p.245.
Google Scholar
[7]
M.A. Green, E.P. Gusev, R. DeGraeve and E. Garfunkel, J. Appl. Phys. 90 (2001), p. (2057).
Google Scholar
[8]
I. De Wolf, Semicond. Sci. Technol. 11 (1996), p.139.
Google Scholar
[9]
J. Reif, Th. Schneider, R. Schmid, D. Wolfframm, Proc. SPIE 3933 (2000), p.62.
Google Scholar
[10]
T. Arguirov, W. Seifert, M. Kittler, J. Reif, J. Phys.: Condens. Matt. 14 (2002), p.13169.
Google Scholar
[11]
M. A. Vouk, E. C. Lightowlers, J. Phys. C: Solid state Phys. 10 (1977), p.3689.
Google Scholar
[12]
N. A. Drozdov, A. A. Patrin, V. D. Tkachev, Phys. Stat. Sol. (b) 83 (1977), p.137.
Google Scholar
[13]
S. Binetti, S. Pizzini, E. Leoni, R. Somaschini, A. Castaldini, A. Cavallini, J. Appl. Phys. 92 (2002), p.2437.
DOI: 10.1063/1.1497450
Google Scholar