Investigations on 4H-SiC Low Voltage nMOSFETs with Thin Thermal SiO2/ Deposited Oxide Gate Dielectric

Article Preview

Abstract:

The poor quality of SiC/SiO2 interface significantly limits the channel mobility, especially in 4H-SiC MOSFETs. Several strategies have been addressed to overcome this issue. Nitridation by NO has been adopted widely by manufactures because nitrogen may replace carbon in some chemical bond at the SiC/SiO2 interface. However, excessive nitridation is not desirable because of pronounced hole-trapping effects near the conduction band. As an alternative gate dielectric, thin SiO2/deposited oxide stack has been investigated in 4H-SiC lateral nMOSFETs. Overall performances were reviewed in aspects of transfer/gm/reverse characteristics, charge pumping method and TLP characteristics.

You might also be interested in these eBooks

Info:

* - Corresponding Author

[1] M. Cabello, V. Soler, G. Rius, J. Montserrat, J. Rebollo, and P. Godignon, Materials Science in Semiconductor Processing 78 (2018) 22-31.

DOI: 10.1016/j.mssp.2017.10.030

Google Scholar

[2] S. Wang, S. Dhar, S. Wnag, A. Ahyi, A. Franceschetti, J. Williams, L. Feldman, and S. Pantelides, Phys. Rev, Lett. vol. 98, iss. 2-12, Jan. 2007.

Google Scholar

[3] A. Pérez-Tomás, P. Godignon, N. Mestres, and J. Millán, Microelectron. Eng.83 (2006) 440-445.

Google Scholar

[4] J. Rozen, A. Ahyi, X. Zhu, J. Williams, and L. Feldman, IEEE Transactions on Electron Devices, vol. 58, no. 11, pp.3808-3811, Nov. 2011.

DOI: 10.1109/ted.2011.2164800

Google Scholar

[5] D. Thomas, S. Ahmed, T. Vrotsos, Z. Chen, and A. Mantooth, 2016 IEEE 4th WiPDA 236-241.

Google Scholar