Gate Oxide Reliability and VTH Stability of Planar SiC MOS Technology

Article Preview

Abstract:

Similar charge to failure distributions with mean values of about 50 C/cm2 were measured for planar SiC MOSFETs and MOS capacitors. Fast occurring and saturating negative flatband and threshold voltage drops were found in time resolved 1 second long pulsed gate current stress with IG=1 mA/cm2 at T=150 °C. No substantial difference in VTH drift rate with VGS=28 V at T=150 °C was found after about 10 s recovery period for IG stressed devices compared with unstressed devices. Additionally, IG stressed and unstressed devices did not differ in final VTH shift at T=25 °C after VGS=28 V stress (during 3 hrs or 31 hrs). More gate oxide reliability characterization is important to determine if 1 mA/cm2 pulsed gate current stress creates any permanent changes to the SiC MOSFET device behaviour. Additionally, parametric shifts in VTH and RDSon was examined after long-term AC gate bias stress by a gate driver switching between-8V and 20V for four different commercially available SiC MOSFETs.

You have full access to the following eBook

Info:

* - Corresponding Author

[1] K. Matocha, I-H. Ji, X. Zhang and S. Chowdury, Proceedings of the 2019 IEEE International Reliability Physics Symposium (IRPS), p.276, (2019).

Google Scholar

[2] P. Moens, J. Franchi, J. Lettens, L. De Schepper, M. Domeij and F. Allerstam, 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), pp.78-81, (2020).

DOI: 10.1109/ispsd46842.2020.9170097

Google Scholar

[3] S. Maaß, H. Reisinger, T. Aichinger and G. Rescher, 2020 IEEE International Reliability Physics Symposium (IRPS), (2020).

Google Scholar

[4] Infineon Application Note AN2018-09 https://www.infineon.com/cms/en/product/power/wide- band-gap-semiconductors-sic-gan/#!documents.

Google Scholar

[5] X. Zhong et. al., IEEE Transactions on Power Electronics, Bias Temperature Instability of Silicon Carbide Power MOSFET under AC Gate Stresses,, DOI 10.1109/TPEL.2021.3105272, IEEE.

DOI: 10.1109/tpel.2021.3105272

Google Scholar

[6] A. Lelis et. al., Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs,, IEEE Transactions on Electron Devices, 62, nr. 2, pp.316-323, (2015).

DOI: 10.1109/ted.2014.2356172

Google Scholar

[7] B. Mazza, S. Patané, F. Cordiano, M. Giliberto, G. Barletta and G. Franco, Electrical overstress effect characterization on Power MOS Trenchfet and correlation with time dependent dielectric breakdown,, Microelectronics Reliability 125, 114351, (2021).

DOI: 10.1016/j.microrel.2021.114351

Google Scholar