Edge Terminations for 4H-SiC Power Devices: A Critical Issue

Abstract:

Edge termination is a critical part of a power devices. Numerous edge termination types have been developed for silicon devices. Implementation of these termination architectures are not straightforward in SiC due to physical and processing specificities: lower junction depths, higher electric field, trench depth and shaping limitations, etc. Two main families of terminations are currently used in commercial devices, pure Field Guard Rings, and JTE + Rings combination. The increasing number of trench commercial devices requires new approaches based on etched rings filled with dielectrics or polysilicon. For epitaxied bipolar devices, MESA with bevel angle termination combined with JTE based architecture are also suitable. In any case, and especially regarding avalanche capability requirements, not only the termination architecture is relevant, but also the passivation type, the channel stopper design, the 3D design. As modelling using conventional tools is not fully reliable, specific complementary characterization methods are needed. For instance, micro-OBIC can be very effective to determine the electric field distribution in the periphery of the power devices.

• Periodical: Materials Science Forum (Volume 1062)
• Pages: 570-575
• DOI: https://doi.org/10.4028/p-lom714
• Online since: May 2022
• Authors: Philippe Godignon*, Josep Montserrat, José Rebollo, Dominique Planson
• Keywords: Breakdown Voltage, Edge Termination, JTE

References

[1] A. Gendron, D. Sdrulla, B. Odekirk, A. Kashyap, L. Starr, Mat. Sci. Forum, Vol 924, pp.585-588.

DOI: 10.4028/www.scientific.net/msf.924.585

[2] A. Mihaila et al, 18th Int. Symp. on Power Semiconductor Devices and ICs (ISPSD06), Naples (Italy), June 5-9, 2006, pp.161-164.

[3] H. Matsushima, R. Yamada, A. Shima, 29th Int. Symp. on Power Semiconductor Devices and ICs (ISPSD17), Sapporo (Japan), May 28-June 1, 2017, pp.347-350.

[4] T. Dai, L. Zhang, O. Vavasour, et als, 33th Int. Symp. on Power Semiconductor Devices and ICs (ISPSD21), Nagoya (Japan), May 30-June 3, 2021, pp.251-254.

[5] N. Kaji, H. Niwa, J.Suda, T. Kimoto, Mat. Sci. Forum, Vols. 778-780 (2014), pp.832-835.

[6] A. Mihaila et al., 28th Int. Symp. on Power Semiconductor Devices and ICs (ISPSD16), Prague, June 12-16 (2016), p.223.

[7] V. Soler et al, Semiconductor Science and Technology, 32 (3), art nº035006 (2017).

[8] J. Jeong, J. Cha, G. Kim, S. Cho, H. Lee, Applied Sciences 2020, 10, p.753.

[9] T. Nguyen et al, Mat. Sci. Forum, Vol. 858, (2016), pp.982-985.

[10] Y. Liu et al., 31st Int. Symp. on Power Semiconductor Devices and ICs (ISPSD19), pp.143-146.

[11] W. Sung, B. Baliga, A. Huang, IEEE Trans. on Electron Devices, Vol 63, nº4 (2016), p.1630.

[12] F. Hoffmann et al, 30th Int. Symp. on Power Semiconductor Devices and ICs (ISPSD18), Chicago, May 13-17 (2018), pp.435-438.

[13] J. Jormanainen et al, PCIM Europe 2018, 5-7 June 2018, Nuremberg, pp.563-569.

[14] D. Cimmino, S. Ferrero, Electronics 2020, 9, p.1884.

[15] D. Planson, B. Asllani, L. Phung, P. Bevilacqua, H. Hamad, C. Raynaud, Materials Science in Semiconductor Processing 94 (2019), pp.116-127.

DOI: 10.1016/j.mssp.2019.01.042

[16] D. Planson et al., this conference (We-2B-05).