High-Temperature H2- and N2-Containing Surface Conditioning for SiO2/4H-SiC Interface Optimization

Article Preview

Abstract:

In this paper, we study high-temperature H2, N2, and H2/N2 surface conditioning processes prior to the SiO2 deposition as a promising approach for SiO2/4H-SiC interface preparation in metal-oxide-semiconductor field-effect transistors (MOSFET). A thorough electrical analysis is presented, consisting of temperature-dependent transfer characteristics as well as reliability studies regarding bias temperature instabilities (BTI) and dielectric breakdown behavior. Especially N2-containing surface pretreatments were found to greatly suppress electron traps, whereas hole trapping is enhanced. Finally, X-ray photoelectron spectroscopy (XPS) was utilized to elucidate the elemental surface composition after the different annealing procedures. The obtained results are in good agreement with the electrical characterization and complement already published results regarding the formation of surface reconstructions on 4H-SiC through H2 and H2/N2 annealings.

You have full access to the following eBook

Info:

* - Corresponding Author

[1] P. Fiorenza et al., "Interfacial electrical and chemical properties of deposited SiO2 layers in lateral implanted 4H-SiC MOSFETs subjected to different nitridations", Applied Surface Science, vol. 557, p.149752 (2021).

DOI: 10.1016/j.apsusc.2021.149752

Google Scholar

[2] K. Tachiki et al., "Mobility improvement of 4H-SiC (0001) MOSFETs by a three-step process of H2 etching, SiO2 deposition, and interface nitridation", Applied Physics Express, vol. 14, no. 3, p.031001 (2021).

DOI: 10.35848/1882-0786/abdcd9

Google Scholar

[3] K. Mikami et al., "Insight Into Mobility Improvement by the Oxidation-Minimizing Process in SiC MOSFETs," IEEE Transactions on Electron Devices, vol. 71, no. 1, pp.931-934 (2024).

DOI: 10.1109/ted.2023.3333283

Google Scholar

[4] J. Bernhardt et al., "Epitaxially ideal oxide-semiconductor interfaces: Silicate adlayers on hexagonal (0001) and (000-1) SiC surfaces", Applied Physics Letters, vol. 74, no. 8, pp.1084-1086 (1999).

DOI: 10.1063/1.123489

Google Scholar

[5] H. Tochihara et al., "The epitaxial crystalline silicon-oxynitride layer on SiC(0001): Formation of an ideal SiC-insulator interface", Progress in Surface Science, vol. 86, no. 11, pp.295-327 (2011).

DOI: 10.1016/j.progsurf.2011.08.003

Google Scholar

[6] J. Rozen et al., "Enhancing interface quality by gate dielectric deposition on a nitrogen-conditioned 4H-SiC surface", Journal of Materials Research, vol. 28, no. 1, pp.28-32 (2013).

DOI: 10.1557/jmr.2012.269

Google Scholar

[7] K. Kutsuki et al., "Experimental investigation and modeling of inversion carrier effective mobility in 4H-SiC trench MOSFETs", Solid-State Electronics, vol. 157, pp.12-19 (2019).

DOI: 10.1016/j.sse.2019.03.027

Google Scholar

[8] T. Hiyoshi et al., "Improvement of interface state and channel mobility using 4H-SiC (0-33-8) face", Materials Science Forum, vol. 740, pp.506-509 (2013).

DOI: 10.4028/www.scientific.net/msf.740-742.506

Google Scholar

[9] J. Rozen et al., "Density of interface states, electron traps, and hole traps as a function of the nitrogen density in SiO2 on SiC", Journal of Applied Physics, vol. 105, no. 12, p.124506 (2009).

DOI: 10.1063/1.3131845

Google Scholar

[10] H. Watanabe et al., "Comprehensive research on nitrided SiO2/SiC interfaces by high-temperature nitric oxide annealing formed on basal and non-basal planes", Japanese Journal of Applied Physics, vol. 64, no. 1, p.010801 (2009).

DOI: 10.35848/1347-4065/ada03c

Google Scholar

[11] T. Liu et al., "Time-Dependent Dielectric Breakdown of Commercial 1.2 kV 4H-SiC Power MOSFETs," IEEE Journal of the Electron Devices Society, vol. 9, pp.633-639 (2021).

DOI: 10.1109/jeds.2021.3091898

Google Scholar