Isotropic Channel Mobility in UMOSFETs on 4H-SiC C-Face with Vicinal Off-Angle

Article Preview

Abstract:

UMOSFET is theoretically suitable to decrease the on-resistance of the MOSFET. In this study, in order to determine the cell structure of the SiC UMOSFET with extremely low on-resistance, influences of the orientation of the trench and the off-angle of the wafer on the MOS properties are investigated. The channel resistance, gate I-V curves and instability of threshold voltage are superior on the {11-20} planes as compared with other planes. On the vicinal off wafer, influence of the off-angle disappears and the properties on the equivalent planes are almost the same. The obtained results indicate that the extremely low on-resistance with the high stability and high reliability is possible in the SiC UMOSFET by the hexagonal cell composed of the six {11-20} planes on the vicinal off wafer, and actually an extremely low channel resistance was demonstrated on the hexagonal UMOSFET with the six {11-20} planes on the vicinal off wafer.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 645-648)

Pages:

999-1004

Citation:

Online since:

April 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2010 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] M. Matin, A. Saha, J. A. Cooper: IEEE Trans. Electron Devices, Vol. 51 (2004), p.1721.

Google Scholar

[2] S. Harada, M. Kato, K. Suzuki, M. Okamoto, T. Yatsuo, K. Fukuda and K. Arai: Technical Digest of International Electron Devices Meeting, (2006), p.903.

Google Scholar

[3] S. Harada, M. Kato, T. Yatsuo, K. Fukuda and K. Arai: Mater. Sci. Forum, Vol. 600-603 (2009), p.675.

Google Scholar

[4] J. Senzaki, K. Kojima, S. Harada, R. Kosugi, S. Suzuki, T. Suzuki and K. Fukuda: IEEE Electron Device Lett., Vol. 23 (2002), p.13.

DOI: 10.1109/55.974797

Google Scholar

[5] E. Okuno, T. Endo, J. Kawai, T. Sakakibara and S. Onda: Mater. Sci. Forum, Vol. 600-603 (2009), p.1119.

Google Scholar

[6] S. Onda, R. Kumar and K. Hara: Phys. Status Solidi A, Vol. 162 (1997), p.369.

Google Scholar

[7] H. Yano, T. Hirao, T. Kimoto, H. Matsunami, K. Asano, Y. Sugawara: IEEE Electron Device Lett., Vol. 20 (1999) p.611.

DOI: 10.1109/55.806101

Google Scholar

[8] K. Kojima, H. Okumura, S. Kuroda, K. Arai, A. Ohi, and H. Akinaga: Mater. Sci. Forum, Vols. 483-485 (2005) p.93.

Google Scholar

[9] H. Yano, H. Nakao, T. Hatayama, T. Uraoka and T. Fuyuki: Mater. Sci. Forum, Vols. 556-557 (2007) p.807.

DOI: 10.4028/www.scientific.net/msf.556-557.807

Google Scholar

[10] J. Senzaki, K. Kojima, T. Suziki and K. Fukuda: Mater. Sci. Forum, Vols. 433-436 (2003) p.613 Fig. 8. IDS-VDS characteristics of the hexagonal UMOSFET with the six {11-20} planes on the 0. 7 o off wafer.

Google Scholar