Challenges of High-Performance and High-Reliablity in SiC MOS Structures

Article Preview

Abstract:

Influences of wafer-related defect and gate oxide fabrication process on MOS characteristics with gate oxides thermally grown on 4H-SiC (0001) wafer have been investigated for a realization of SiC MOS power devices. The SiC MOS characteristics depend on the gate oxide fabrication process, and are improved by the increase of DRY oxidation temperature and the applying of N2O and H2 POAs. In addition, it was clearly shown that predominant origins of SiC MOS reliability degradation are wafer-related defects such as dislocation and surface defects of epitaxial layer. Moreover, the planarization of SiC epitaxial layer surface using a CMP treatment is effective technique for the improvement of SiC MOS reliability.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 717-720)

Pages:

703-708

Citation:

Online since:

May 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] A.K. Agarwal, S. Seshadri, and L.B. Rowland, IEEE Electron Device Lett., 18 (1997) 592.

Google Scholar

[2] V.V. Afanas'ev, A. Stesmans, F. Ciobanu, G. Pensl, K.Y. Cheong, and S. Dimitrijev, Appl. Phys. Lett., 82 (2003) 568.

DOI: 10.1063/1.1532103

Google Scholar

[3] M. Schürmann, S. Dreiner, U. Berges, and C. Westphal, J. Appl. Phys., 100 (2006) 113510.

Google Scholar

[4] J. Senzaki, K. Kojima, T. Kato, A. Shimozato, and K. Fukuda, Appl. Phys. Lett., 89 (2006) 022909.

DOI: 10.1063/1.2221525

Google Scholar

[5] J. Senzaki, A. Shimozato, M. Okamoto, K. Kojima, K. Fukuda, H. Okumura, and K. Arai, Jpn. J. Appl. Phys., 48 (2009) 081404.

DOI: 10.1143/jjap.48.081404

Google Scholar