Rapid Thermal Oxidation of Si-Face N and P-Type On-Axis 4H-SiC

Article Preview

Abstract:

This paper deals with the comparison of several MOS structures with different rapid thermal oxidation processes (RTO) carried out on Off and On-axis SiC material. A first set contains MOS capacitance structures on n-epitaxial layers, while a second set of MOS capacitance are built on p-implanted layers. Both sets include On and Off-Axis angle cuts. Furthermore, n-MOSFETs have been fabricated on On-axis p-implanted layers with the best oxidation process selected from the MOS capacitance study. The final objective is to show the performances of these On-axis p-implanted n-MOSFETs and to evidence the associated lower surface roughness at the SiO2/SiC interface.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 778-780)

Pages:

591-594

Citation:

Online since:

February 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] K. Fukuda et al. High Inversion Channel Mobility of 4H-SiC MOSFETs Fabricated on C (000-1) Epitaxial Substrate with Vicinal (Below 1º) Off-Angle, Materials Science Forum, 527-529, 1043 (2006).

DOI: 10.4028/www.scientific.net/msf.527-529.1043

Google Scholar

[2] A. Constant et al. Benefit of H2 surface pretreatment for 4H-SiC oxynitridation using NO and rapid thermal processing steps, Applied Physics Letters, 94, 063508 (2009).

DOI: 10.1063/1.3077016

Google Scholar

[3] E. Nicollian, MOS Physics and Technology, p.331, John Wiley & Sons, NewYork (1982).

Google Scholar

[4] S. Dhar et al, Nitrogen and Hydrogen Induced Trap Passivation at the SiO2/4H-SiC Interface, Mater. Sci. Forum 527, 949 (2006).

Google Scholar

[5] J. N. Shenoy, Effect of substrate orientation and crystal anisotropy on the thermally oxidized SiO< inf> 2</inf>/SiC interface, J. Appl. Phys. 79, 3042 (1996).

DOI: 10.1063/1.361244

Google Scholar

[6] S. Berberich, Ph.D. Dissertation, Autonomous Univ. of Barcelona, Ch3, p.46. (2000).

Google Scholar

[7] URL: http: /www. depauw. edu/files/resources/module6. PDF.

Google Scholar

[8] K. Matocha Challenges in SiC power MOSFET design, Solid-State Elect, 1631 (2008).

DOI: 10.1016/j.sse.2008.06.034

Google Scholar

[9] A. Ortiz-Conde et al., A Review of Recent MOSFET Threshold Voltage Extraction Methods, Microelectronics Reliability, Vol. 42, Issue 4-5, pp.583-596, (2002).

DOI: 10.1016/s0026-2714(02)00027-6

Google Scholar