Design of Area-Efficient, Robust and Reliable Junction Termination Extension in SiC Devices

Article Preview

Abstract:

This paper discusses SiC JTE design tradeoffs required to maximize device performance while minimizing consumed die area, fabrication cost and maintaining good reliability. Modeling and experimental results are provided.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

737-740

Citation:

Online since:

May 2016

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2016 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] P. Tove, J. Phys. D, Appl. Phys. 15 (1982) 517–536.

Google Scholar

[2] B. J. Baliga, Power Semiconductor Devices. Boston, MA: PWS Publ. Co., 1995, p.81–123.

Google Scholar

[3] A. Bolotnikov et al., IEEE Trans on Electron Devices, 57 (2010) 1930-(1935).

Google Scholar

[4] A. Bolotnikov et al., Materials Science Forum, 717-720 (2012) 953-956.

Google Scholar

[5] M. Snook et al., Mat. Sci. Forum, 740-742 (2012) 977-980.

Google Scholar

[6] H. Niwa et al., IEEE 24th ISPSD, (2012) 381-384.

Google Scholar

[7] P. Losee et al., IEEE 16th ISPSD, (2004) 301–304.

Google Scholar

[8] X. C. Deng et al., Mat. Sci. Forum, 778-780 (2013) 808-811.

Google Scholar

[9] E. Imhoff et al., IEEE Trans on Electron Devices, 58 (2011) 3395-3400.

Google Scholar

[10] P. Losee et al., IEEE 26th ISPSD, (2014) 297-300.

Google Scholar

[11] A. Bolotnikov et al., IEEE 13th APEC, (2015) 2445-2452.

Google Scholar

[12] V. Heera, Panknin, W. Skorupa, Applied Surface Science, 184 (2001) 307–316.

Google Scholar

[13] M. Das, et al., Mat. Sci. Forum, 717 (2012) 1225-1228.

Google Scholar

[14] J. Rozen et al., Journal of Applied Physics, 105 (2009) 124506.

Google Scholar

[15] A. Bolotnikov et al., Mat. Sci. Forum, 778-780 (2014) 947-950.

Google Scholar

[16] A. Bolotnikov et al., IEEE 24th ISPSD, (2012) 389-392.

Google Scholar