Design Considerations for Robust Manufacturing and High Yield of 1.2 kV 4H-SiC VDMOS Transistors

Article Preview

Abstract:

Production yield is a major factor for semiconductor device manufacturing. To produce high performance devices cost efficiently, it is important to know the process windows of the implemented production technology. This can influence the yield in different ways. One of the critical steps is the photolithography. In this work the impact of misalignment within the technological limits is analyzed and discussed. 4H-SiC VDMOS Transistors were produced and the electrical characteristics were compared with the overlay accuracy of the devices. Small change in channel length can lead to large impact on the electrical characteristic. Especially when the channel length reaches values near to the critical length for short channel effects (SCEs), small overlay inaccuracies influence the electrical characteristic of the devices in an increasing manner. Different cell designs were analyzed regarding their robustness to misalignment.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

763-767

Citation:

Online since:

July 2019

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2019 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] P. Gupta and E. Papadopoulou, Yield Analysis and Optimization, The Handbook of Algorithms for VLSI Physical Design Automation, CRC Press (2008).

Google Scholar

[2] J. Schoeck, H. Schlichting, T. Erlbacher, M. Rommel, A. J. Bauer, In: Proceedings ICSCRM (2017).

Google Scholar

[3] C. Hu, M.-H. Chi, V. M. Patel, IEEE Transactions on Electron Devices, Vol.ED-31, No.12 (1984) p.1693.

Google Scholar

[4] M. Noborio, Y. Kanzaki, J. Suda, T. Kimoto, IEEE Transactions on Electron Devices, Vol. 52, No. 9 (2005) p.(1954).

DOI: 10.1109/ted.2005.854269

Google Scholar

[5] M. Matin, A. Saha, J.A. Cooper Jr., IEEE Transactions on Electron Devices, Vol. 51, No. 10 (2004) p.1721.

Google Scholar