Poly-Silicon Etch with Diluted Ammonia: Application to Replacement Gate Integration Scheme
With the continuous down scaling features sizes, the need of speed increase and power consumption reduction start to be more and more critical. The classical integration scheme of poly silicon gate on CMOS devices does not meet the requirements of the 45 nm technology node and beyond. On this matter, new materials and different integration flows are being investigated in order to improve the device performance. High-k materials associated with metals are actively investigated as new gate materials in which different integration approaches like metal gate first or metal gate last are proposed .
Paul Mertens, Marc Meuris and Marc Heyns
F. Sebaai et al., "Poly-Silicon Etch with Diluted Ammonia: Application to Replacement Gate Integration Scheme", Solid State Phenomena, Vols. 145-146, pp. 207-210, 2009