Dynamic On-State Resistance and Threshold-Voltage Instability in SiC MOSFETs

Article Preview

Abstract:

Dynamic on-state resistance has been experimentally observed in all commercially-available SiC MOSFETs studied on the time scale of normal device operation, and can be explained by the presence of dynamic threshold-voltage instability. The magnitude of this dynamic on-state resistance varies from vendor to vendor, but in every case this magnitude generally corresponds to the magnitude of that device’s threshold-voltage instability, as described by standard textbook equations-especially in the case of large threshold-voltage instabilities.

You might also be interested in these eBooks

Info:

* - Corresponding Author

[1] A. J. Lelis, R. Green, D. B. Habersat, and M. El, Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs, IEEE Trans. Elec. Dev., 62:2 (2015) 316-323.

DOI: 10.1109/ted.2014.2356172

Google Scholar

[2] A. J. Lelis, D. P. Urciuoli, E. S. Schroen, D. B. Habersat, and R. Green, Effect of Dynamic Threshold-Voltage Instability on Dynamic ON-State Resistance in SiC MOSFETs, IEEE Trans. Elec. Dev., 69:10 (2022) 5649-5655.

DOI: 10.1109/ted.2022.3198037

Google Scholar

[3] R. Green, A. J. Lelis, D. B. Habersat, D. P. Urciuoli, and E. S. Schroen, Dynamic On-State Resistance in SiC MOSFETs, 2023 IEEE IRPS (2023).

DOI: 10.1109/irps48203.2023.10224769

Google Scholar

[4] D. B. Habersat and A. J. Lelis, AC-Stress Degradation and Its Anneal in SiC MOSFETs, IEEE Trans. Elec. Dev., 69:9 (2022) 5068-5073.

DOI: 10.1109/ted.2022.3190815

Google Scholar