Ultra-Thick (~200µm) Epitaxy on 150mm 4H-SiC Wafers Using Single Wafer CVD Reactor

Article Preview

Abstract:

Thick epitaxy with different buffer and drift layer growth rates are studied. Epilayer with higher growth rates demonstrates lower basal plane dislocaiton (BPD) but higher stacking faults. We use the optimum growth rate found from the aforesaid experiments to achieve 100um and 200um epilayers. BPD pile up was observed, especifally at the edges of the epilayer rendering an exclusion area upto 15mm from the edge. Hence, we argue that it is essential to consider higher exclusion region for thicker epilayers. Large, pits and bumps are observed for thicker epitaxy, upto a diameter of 48µm for 200µm epilayers. Finally, we polish the epilayers and demonstrated 98% and 95% total usable area (TUA) for 100µm and 200µm epitalayers respectively.

You have full access to the following eBook

Info:

* - Corresponding Author

[1] P. G. Neudeck, The VLSI Handbook, CRC Press LLC, 2006.

Google Scholar

[2] Jie Zhang, G. Chung, Edward Sanchez, Mark J. Loboda, Materials Science ForumMaterials Science Forum Vols. 717-720 (2012).

Google Scholar

[3] G Chung, C Lee, A Soukhojak, T. Rana, Materials Science Forum 1089, 31-35 (2023).

Google Scholar

[4] Nadeemullah A. Mahadik, Robert E. Stahlbush and, Woongje Sung, J. Appl. Phys. 131, 225702 (2022).

Google Scholar

[5] Rana, Tawhid, Hai Zheng Song, M.V.S. Chandrashekhar, and Tangali S. Sudarshan. Materials Science Forum 717–720 (May 2012): 153–56.

Google Scholar