p.600
p.605
p.609
p.613
p.617
p.621
p.625
p.629
p.633
1.2-kV SiC Trench-Etched Double-Diffused MOS (TED-MOS)
Abstract:
A novel structure, trench-eched double-diffused MOS (TED-MOS), were proposed. In this study, we demonstrate compatibility of reliability and small loss for applications to electric vehicle. To suppress the dielectric breakdown of gate insulator, a field relaxation layer (FRL) are formed above JFET region. Device simulation shows an effective decrease of electric field on gate dioxide, and furthure improvement of switching-and conduction-loss were expected. The fabricated TED-MOS chip doesn’t show gate leakage current even over 1600 V. We confirmed stable normally-off characteristic of the chip at 175 °C, and its Ron was 66 mΩ under Vg = 20 V and 175 °C condition. As an uniqueness to FRL TED-MOS, capacitance shows a steep decline with several step, which may attributed to depletion between FRL and p-Body and should contributed to the reduction of switching loss.
Info:
Periodical:
Pages:
617-620
Citation:
Online since:
July 2019
Authors:
Keywords:
Price:
Сopyright:
© 2019 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: