Surface Preparation Challenge on Nitrided Gate Oxides

Article Preview

Abstract:

You might also be interested in these eBooks

Info:

Periodical:

Solid State Phenomena (Volume 134)

Pages:

71-74

Citation:

Online since:

November 2007

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2008 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] M. Denais, New Hole Trapping Characterization during NBTI in 65nm Node Technology with distinct nitridation processing, Integrated Reliability Workshop proceedings, pp.121-124, (2004).

DOI: 10.1109/irws.2004.1422753

Google Scholar

[2] M. Denais, On-the-fly characterization of NBTI in ultra-thin gate-oxide PMOSFET's, International Electron Device Meeting Technical Digest, pp.109-112, (2004).

Google Scholar

[3] J. Bienacel, ECS Proceedings Volume 2005-01 p.223, Effect of Post Nitridation Anneal on Physical Properties of Plasma Nitrided Oxides.

DOI: 10.1149/ma2005-01/9/411

Google Scholar