Power Cycle Failure Modes of 10 kV SiC-MOSFET Power Modules with Different Wire Bond Layouts

Article Preview

Abstract:

10 kVSiC-MOSFETpowermodulesarebeingdevelopedformedium-voltageapplications, but their reliability has not yet been fully verified. This study demonstrates the power cycle test (PCT) on 10 kV SiC-MOSFET power modules with different wire bond layout designs to investigate the influence on their failure points. The 10 kV SiC-MOSFET is 8.1 mm square in size and 20 A/die. Only four source wire bonds are needed, which provides enough flexibility for the wire bond layout. The wire bonds are placed on the edge of each source pad to reduce the wire heating ∆Twire by 6.2% compared to the conventional central wire bond placement from the 3D simulation. These differences were verified in the PCT on ∆Tdiemax : 104−108 °C. As a result, itwas observed that samples with the modified layout, which achieved a lower ∆Twire, exhibited a shift in failure mode from wire lift-off to solder failure, while maintaining a similar lifetime under higher die temperatures.

You have full access to the following eBook

Info:

Periodical:

Pages:

135-142

Citation:

Online since:

May 2026

Export:

Share:

Citation:

* - Corresponding Author

[1] V. Pala, et. al., 10 kV and 15 kV Silicon Carbide Power MOSFETs for Next-Generation Energy Conversion and Transmission Systems, ECCE (2014), pp.449-454

DOI: 10.1109/ecce.2014.6953428

Google Scholar

[2] M. Takahashi, et. al., Temperature distribution of 10 kV and 15 kV SiC-MOSFETs with large edge area, EPE'23 ECCE Europe (2023)[3] M. Takahashi, et. al., Digital design demonstration of 10kV SiC-MOSFET power module to improve wire-bonding layout for power cycle capabilities, IWIPP (2022)

DOI: 10.1109/iwipp50752.2022.9894237

Google Scholar

[4] K. Zhang and F. Iannuzzo, Measuring Temperature Swing with Optical Fibers during Power Cycling of Power Components, PEDG (2022)

DOI: 10.1109/pedg54999.2022.9923077

Google Scholar

[5] A. B. Jørgensen, et. al., Reduction of parasitic capacitance in 10 kV SiC MOSFET power modules using 3D FEM, EPE'17 ECCE Europe (2017), 1-8

DOI: 10.23919/epe17ecceeurope.2017.8098962

Google Scholar

[6] J. B. Casady, et. al., New Generation 10kV SiC Power MOSFET and Diodes for Industrial Applications, PCIM Europe (2015), 1-8.

Google Scholar

[7] C. DiMarino, et. al., Characterization and comparison of 1.2 kV SiC power semiconductor devices, EPE'13 ECCE Europe (2013), 1-10

Google Scholar

[8] I. Masayasu, et. al., Design concept for wire-bonding reliability improvement by optimizing position in power devices, Microelectronics Journal 37 (2006) 262-268

DOI: 10.1016/j.mejo.2005.09.015

Google Scholar

[9] R. Ø. Nielsen, et. al., Innovative Measuring System for Wear-out Indication of High Power IGBT Modules, ECCE (2011), 1785-1790

DOI: 10.1109/ecce.2011.6064000

Google Scholar

[10] U.M. Choi, et. al., Power cycling test and failure analysis of molded Intelligent Power IGBT Module under different temperature swing durations, Microelectronics Reliability 64 (2016) 403-408

DOI: 10.1016/j.microrel.2016.07.020

Google Scholar

[11] T.Y. Hung, et. al., Thermal-mechanical behavior of the bonding wire for a power module subjected to the power cycling test, Microelectronics Reliability 51 (2011) 1819-1823

DOI: 10.1016/j.microrel.2011.06.048

Google Scholar

[12] M. Junghaenel, et. al., Investigation on Isolated Failure Mechanisms in Active Power Cycle Testing, PCIM Europe (2015) 1-8

Google Scholar

[13] A. Morozumi, et. al., Reliability of Power Cycling for IGBT Power Semiconductor Modules, IEEE Transactions on Industry Applications, Vol.39, No.3 (2003) 665-671

DOI: 10.1109/tia.2003.810661

Google Scholar

[14] B. Hu, et. al., ailure and Reliability Analysis of a SiC Power Module Based on Stress Comparison to a Si Device, IEEE Transactions on Device and Materials Reliability, vol.17, no.4 (2017) 727-737

DOI: 10.1109/tdmr.2017.2766692

Google Scholar

[15] R. Bayerer, et. al., Model for Power Cycling lifetime of IGBT Modules - various factors influencing lifetime, CIPS (2008) 1-6

Google Scholar

[16] A. B. Jørgensen, et. al., Overview of Digital Design and Finite-Element Analysis in Modern Power Electronic Packaging, IEEE Transactions on Power Electronics 35, 10 (2020) 10892-10905

DOI: 10.1109/tpel.2020.2978584

Google Scholar

[17] Y. Jia, et. al., Impact of Solder Degradation on VCE of IGBT Module: Experiments and Modeling, IEEE Journal of Emerging and Selected Topics in Power Electronics 10, 4 (2022) 4536-4545

DOI: 10.1109/jestpe.2019.2928478

Google Scholar

[18] R. Schmidt, et. al., Power Cycle Testing at Low Temperature Swings - Evaluating the Stability of SAC- and SnSb-based Chip Solder Layers, CIPS (2020) 196-201

Google Scholar

[19] F. Hoffmann and N. Kaminski, Impact of Device Design on the Power Cycling Capability of Discrete SiC MOSFETs at Different Temperature Swings, ISPSD (2020) 533-536

DOI: 10.1109/ispsd46842.2020.9170150

Google Scholar

[20] Wolfspeed, CPM2-1200-0025A datasheet Rev. 01, (2021) https://siliconsupplies.com/media/literature/Wolfspeed/CPM2-1200-0025A.pdf (Viewed on 21st August, 2025)

Google Scholar