Effects of Dynamic Reverse Bias Stress on the Blocking Capability of SiC MOSFETs

Article Preview

Abstract:

As a switching device, a SiC MOSFET operates under high-frequency and fast switching edges, facing severe reliability challenges in the dynamic mode. The degradation of electrical characteristics of SiC MOSFETs under high-voltage dynamic switching conditions is systematically investigated in this study. It is found that the threshold voltage and on-resistance exhibit initial transient degradation but they both stabilize, with changes remaining within ±5%. They show no dependence on the pulse amplitude, frequency, duty cycle, or temperature. This is attributed to the shielding effect of the P-well structure on the electric field in the channel region, which suppresses the continuous accumulation of interface charges. Additionally, the body diode voltage drop shows no significant shift, indicating that the dynamic reverse bias stress has no substantial impact on the n-drift region. However, the blocking capability can degrade and the degradation trajectory exhibits cross-coupling effects of multiple factors. The rate of degradation is positively correlated with the pulse voltage amplitude, frequency, duty cycle, and test temperature. As these stressors increase, carriers gain higher energy in the couple electro-thermal fields, leading to enhanced charge injection efficiency and trapping depth, increased interface charge accumulation, and localized electric field distortion, resulting in nonlinear degradation of the device's blocking capability. This study reveals the degradation mechanisms of SiC MOSFET under dynamic stress conditions, providing a theoretical basis for the optimization of interface engineering and dynamic operation adaptation design of high-reliability power devices.

You have full access to the following eBook

Info:

Periodical:

Pages:

69-77

Citation:

Online since:

May 2026

Export:

Share:

Citation:

* - Corresponding Author

[1] W. Jouha, M. Masmoudi, A.E. Oualkadi, et al. Physical study of SiC power MOSFETs towards HTRB stress based on C-V characteristics. IEEE Transactions on Device and Materials Reliability, 2020, 20(3): 506-511.

DOI: 10.1109/tdmr.2020.2999029

Google Scholar

[2] Z.C. Liu, X. Cui, X.B. Li, et al. Review on the Electric Field Calculation of Insulation Structure of High-voltage and High-power IGBT Device. Proceedings of the CSEE, 2024, 44(1): 214-230.

Google Scholar

[3] Y.H. Wang, E.P. Deng, Y.X. Yan, et al. Review on Accelerated Aging Models and Test Conditions for Power Devices'High Temperature Reliability Test. Journal of North China Electric Power University, 2023, 50(5): 68-77.

Google Scholar

[4] ECPE Guideline AQG 324: Qualification of Power Modules for Use in Power Electronics Converter Units in Motor Vehicles. 2021.

Google Scholar

[5] Automotive Electronics Council (AEC). AEC-Q101: Failure Mechanism Based Stress Test Qualification for Discrete Semiconductors. 2021.

Google Scholar

[6] L.W. Zuo, H. Meng, Z. Zhou, et al. Dynamic Reverse Bias Test Circuit for SiC MOSFET with Adjustable dVds/dt. IPEMC2024 ECCE Asia, Chengdu, China, 2024, pp.3688-3693.

DOI: 10.1109/ipemc-ecceasia60879.2024.10567430

Google Scholar

[7] B.T. Sun, G.Y. Lei and J. Zhang. Over dV/dt Robustness of Switching Behavior of SiC MOSFET and a Novel Main Junction Region Design. IEEE Transactions on Electron Devices, 2024, 71(5): 3109-3115.

DOI: 10.1109/ted.2024.3383424

Google Scholar

[8] X.H Zhong, H.P. Jiang, G.Q. Qiu, et al. Bias Temperature Instability of Silicon Carbide Power MOSFET Under AC Gate Stresses. IEEE Transactions on Power Electronics, 2022, 37(2): 1998-2008.

DOI: 10.1109/tpel.2021.3105272

Google Scholar

[9] W.J. Ni, X.L. Wang, M.L. Xu, et al. Comparative Study of SiC Planar MOSFETs With Different p-Body Designs. IEEE Transactions on Electron Devices, 2020, 67(3): 1071-1076.

DOI: 10.1109/ted.2020.2966775

Google Scholar

[10] Q.W. Song, H. Yuan, Q.J. Sun, et al. Reverse-Bias Stress-Induced Electrical Parameters Instability in 4H-SiC JBS Diodes Terminated Non-equidistance FLRs. IEEE Transactions on Electron Devices, 2019, 66(9): 3935-3939.

DOI: 10.1109/ted.2019.2931737

Google Scholar

[11] D.X. He, T. Zhang, X.G. Chen, et al. Research Overview on Charge Characteristics of Power Electronic Equipment Insulation under the Pulse Voltage[J]. Transactions of China Electrotechnical Society, 2021, 36(22): 4795-4808.

Google Scholar

[12] X. PERPIÑÀ, I. CORTÉS, J. URRESTI-IBAÑEZ, et al. Clamped inductive turn-off failure in high-voltage NPT-IGBTs under overloading conditions. 2012 International Symposium on Power Semiconductor Devices and ICs. Bruges, Belgium: IEEE, 2012.

DOI: 10.1109/ispsd.2012.6229096

Google Scholar