Lifetime Modeling of MOS Based SiC Vertical Power Devices under High Voltage Blocking Stress

Abstract:

Robustness under blocking is an important reliability metric for MOS based SiC power devices. Accelerated reverse bias (ARB) stressing, which typically employs multiple V_DS stress values beyond the rated drain bias but below the avalanche voltage, is considered as the best practice for measuring the device lifetime in the blocking mode. However, generating enough failure statistics within a reasonable timeframe in ARB tests can be challenging, especially for devices which are designed such that avalanche breakdown occurs at a lower drain voltage than is necessary to induce gate oxide wear-out failures in a tractable duration. In this paper we propose a simplified modeling approach where qualification-like high temperature reverse bias (HTRB) or ARB test at a single stress voltage for a reasonable stress duration can be used to project gate oxide lifetimes under blocking.

• Periodical: Key Engineering Materials (Volume 1022)
• Pages: 83-88
• DOI: https://doi.org/10.4028/p-vHPv5Z
• Online since: September 2025
• Authors: Ayan K. Biswas*, Daniel J. Lichtenwalner, Brett Hull, Donald A. Gajewski, Satyaki Ganguly
• Keywords: Accelerated HTRB, Accelerated Reverse Bias (ARB), Gate Oxide Reliability, Lifetime Modeling, SiC MOSFET

References

[1] J. W. Palmour, L. Cheng, V. Pala, E. Van Brunt, D. J. Lichtenwalner, G-Y Wang, J. Richmond, M. O'Loughlin, S.-H. Ryu, S. T. Allen, A. A. Burk and C. Scozzie, Silicon Carbide Power MOSFETs: Breakthrough Performance from 900V up to 15kV, IEEE International Symposium on Power Semiconductor Device & IC's (ISPSD), (2014) 79-82.

DOI: 10.1109/ispsd.2014.6855980

[2] D. A. Gajewski, B. Hull, D. J. Lichtenwalner, S.-H. Ryu, E. Bonelli, H. Mustain, G-Y Wang, S. T. Allen and J. W. Palmour, SiC Power Device Reliability, IEEE International Integrated Reliability Workshop, (2016) 29-34.

DOI: 10.1109/iirw.2016.7904895

[3] D. J. Lichtenwalner, S. Sabri, E. V. Brunt, B. Hull, S.-H. Ryu, P. Steinmann, A. Romero, S. Ganguly, D. A. Gajewski, S. Allen and J. W. Palmour, Accelerated Testing of SiC Power Devices, IEEE International Integrated Reliability Workshop, (2020) 1-6.

DOI: 10.1109/iirw49815.2020.9312873

[4] E. Van Brunt, D. J. Lichtenwalner, J. H. Park, S. Ganguly and J. W. McPherson, Lifetime Modeling of the 4H-SiC MOS Interface in the HTRB Condition Under the Influence of Screw Dislocations, IEEE International Reliability Physics Symposium (IRPS), (2023) 1-7.

DOI: 10.1109/irps48203.2023.10117702

[5] P. Moens, F. Geenen, M. Avramenko and G. Gomez-Garcia, On the Intrinsic and Extrinsic Reliability Challenges of SiC MOSFETs, IEEE International Reliability Physics Symposium (IRPS), (2024) 1-7.

DOI: 10.1109/irps48228.2024.10529435